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Abstract- The moving object and face detection are vital 
requirement for real time security applications. In this paper, we 
propose an Adaptive Threshold based FPGA Implementation for 
Object and Face detection. The input Images and reference 
Images are preprocessed using Gaussian Filter to smoothen the 
high frequency components. The 2D-DWT is applied on Gaussian 
fIlter outputs and only LL bands are considered for further 
processing. The modified background with adaptive threshold 
are used to detect the object with LL band of reference image. 
The detected object is passed through Gaussian fIlter to enhance 
the quality of object. The matching unit is designed to recognize 
face from standard face database images. It is observed that the 
performance parameters such as percentage TSR and hardware 
utilizations are better compared to existing techniques. 
Keywords- Discrete Wavelet Transform; Gaussian Filter; 
Adaptive Threshold; Object Detection and Face Recognition. 
I. INTRODUCTION 
The biometrics are classified based on their physical 
and behavioural characteristic parameters. The physical 
characteristic traits are fingerprint, iris, palm print, DNA etc., 
of a person and are constant throughout life span. The 
recognition using physiological traits are easy and require less 
number of samples to build high speed real time biometric 
system efficiently with less complexity. The recognition using 
behavioural traits are not very accurate and require more 
number of samples to build real time biometric system. The 
behavioural biometric traits are signature, voice, keystroke, 
gait etc., and are time variant parameters. 
The general biometric system has three sections to 
recognize a person viz., pre-processing, feature extraction and 
matching section. In pre-processing section, the images are 
resized to convert different sizes into uniform size, colour 
images are converted into gray scale images to reduce 
computation complexity and noises in the images are removed 
to enhance the quality of the images. The features like mean, 
variance, standard deviation and principal component analysis 
are extracted in spatial domain by directly manipulating 
enhanced image. The transfonn domain features are extracted 
from Fast Fourier Transfonn (FFT), Discrete Cosine 
Transfonn (DCT), Discrete Wavelet Transfonn (DWT), Dual 
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Tree Complex Wavelet Transfonn (DTCWT) etc. The 
Euclidian Distance (ED), Hamming Distance, Neural 
Network, Support Vector Machine (SVM) etc., are used in 
matching section to compute similarities and distance and 
differences among images. 
In this paper we propose an Adaptive Threshold 
based FPGA Implementation of Object and Face Detection. 
The preprocessing block, modified background subtraction 
and adaptive threshold techniques are used to detect moving 
object and recognize face effectively. One of the major 
advantages of proposed technique is the adaptive threshold 
approach is used to compute variable reference values for 
different object and face image of different persons. 
The perfonnance parameters are improved since 
adaptive threshold, modified background subtraction and 
filters used in the architecture. 
Contribution: The contribution and novel aspects of the 
proposed techniques are listed as follows 
(i) The threshold values are computed adaptively based on 
characteristics of the images. 
(ii) The modified background subtraction technique is used 
on filtered LL coefficients of background imageIJace database 
and actual image/test face image to compute absolute 
difference between LL coefficients of two sets of images. The 
absolute difference is compared with adaptive threshold 
values to detect object. 
(iii) The object detection architecture is extended to face 
detection by using global threshold and matching unit blocks. 
Organization: Section 2 briefly reviews literature of recent 
research papers. Section 3 presents proposed architecture. 
Hardware implementation is given in Section 4. Section 5 
explains Performance analysis of proposed object and face 
detection architecture. The conclusion is given in section 6. 
II. LITERATURE SURVEYS 
Andra et aI., [1] proposed four-processor architecture 
for 2D-DWT which is used for block based implementation 
for 2D-DWT, which requires large memory. Liao et aI., [2] 
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proposed 2D-DWT dual scan architecture, which requires two 
lines of data samples simultaneously for forward 2D-DWT 
and also proposed another 2D-DWT architecture, which 
accomplished decomposition of all stages resulting in 
inefficient hardware utilization and more sophisticated control 
circuitry. Barna et aI., [3] proposed folded based architecture 
for lifting based bi-orthogonal CDF-9/7 2D-DWT. The 
architecture uses hybrid level at each stage which reduces the 
controller complexity, but increases the hardware utilization. 
A number of defense, security and commercial 
applications demand real time face recognition system [4] . 
The algorithm proposed by Fei Wang et aI., [5] uses spectral 
features for face recognition which is a nonlinear method for 
face feature extraction. The algorithm can detect nonlinear 
structure present in the face image and this structure is then 
used for recognition purpose. Ben Niu et aI., [6] proposed two 
dimensional Laplacian face method for face detection. The 
algorithm based on locality preserved embedding and image 
based projection techniques which preserve geometric 
structure locality of sample space to extract face feature. The 
perfonnance of the algorithm is checked by using FERET and 
AR database. Sajid et aI., [7] proposed FPGA implementation 
of face recognition system. The system uses Eigen values for 
recognition purpose. To eliminate floating point Eigen value 
software-hardware co-design is used with partial re­
configurability. Guo and Lu [8] proposed face detection based 
on Haar classifier which is implemented on FPGA. The uses 
of pipe lined architecture decrease the recognition time. Chen 
and Lin [9] proposed minimal facial based face detection 
algorithm. The algorithm first check for skin and hair colored 
region and then it decide the face area. Veeramanikundan et 
aI., [10] proposed FPGA implementation of face detection and 
recognition system under light intensity variation. The 
proposed algorithm based on the Adapting Boosting Machine 
learning algorithm with Haar transfonn which increase the 
accuracy of face recognition. 
III. PROPOSED ARCHITECTURE 
The architectures for Moving Object Detection and 
Face Detection are shown in Fig. 1 and 2 respectively. The 
Gaussian filters [11] are used to remove high frequency edges 
and some amounts of light variations present in the images. 
The filtered images are then fed to 2D-DWT block [12] , where 
only LL band is considered because most of the valuable 
infonnation of an image is available. The LLl is the 
approximation band coefficients of image_in/test image and 
LL2 is the approximation band coefficients of 
image Jef/database. The adaptive threshold block is used to 
compute the threshold by Modified Background Subtraction 
simultaneously along with 2D-DWT block. The Modified 
Background Subtraction block is used to remove the 
background from LL band of actual image and then image is 
fed to Gaussian filter to remove any small amounts of light 
intensity variations present in the image. 
The Moving Object Detection block diagram is also 
used to detect face images by using Matching Unit as shown 
in Fig. 2. The ORL (Olivetti Research Laboratory) face 
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database [13] is used to test the perfonnance of the proposed 
face detection architecture. 
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Fig. 1. Proposed Architecture for Moving Object Detection 
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Fig. 2. Proposed Architecture for Face Detection 
IV. HARDWARE IMPLEMENTATION 
A. Adaptive Threshold 
The adaptive threshold block is used to calculate the 
threshold which is used to detect object/image efficiently. If 
the input pixel value is greater than the threshold value then 
the respective values are passed to the output else the output 
will be zero. The pixel value difference (S) between 
background and actual image is given in equation (l) and (2) 
s 
= 
[Al-Bll2+[A2-B2l2+···+[AN-BNf 8N 
S = �N [Ai-Bil2 
£.,=1 8N 
(1) 
(2) 
Where, N is the total dimension of input image (N=256x256). 
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AJ, A2 ... AN are the actual image pixel intensity 
values after filtering. 
BJ, B2".BN are the background image pixel intensity 
values after filtering. 
The Adaptive Threshold (ATj) is calculated using 
Pixel Value Difference (S) and LL coefficient values of 
background image (LL2) are given in equation (3) and (4). 
ATi = S + (LL Coefficients of Background Image)i (3) 
ATi = S + (LL2)i (4) 
Where, i=l to (128x128). 
The hardware architecture is used to build adaptive 
threshold block is given in Fig. 3 where the image size is 
N=256x256. The presence of feedback in Addition Block in 
the architecture, the output value changes at every clock pulse, 
hence D _ ff and counter is used to obtain S value for an image 
at 65536 clock pulse. The right shift by 19 (i.e. » 19) is used 
to implement 8x256x256. The LL coefficients of background 
image/database face images are added with the value of S to 
compute final threshold values of each LL coefficients. The 
threshold value is adaptive since each LL coefficient has 
different threshold values. 
Fig. 3. Hardware Structure for Adaptive Threshold 
B. Modified Background Subtraction 
In Object Detection, the background infonnation is 
removed to obtain foreground infonnation. In Background 
subtraction [14] , the LL band coefficients of two images 
obtained from 2D-DWT block are subtracted and compared 
with proposed Adaptive Threshold (ATD values to obtain 
segmented foreground image. The background image LL2 
coefficients are subtracted and considered absolute values as 
given in equation (5) and (6). 
(5) 
Where, j=l to (128x128). 
LL2= LL band coefficients of Background 
ImagelDatabase. 
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LLl = LL band coefficients of Actual Image/Test. 
{LL.' if LL· > AT· 
Background Subtraction = 
OJ ' 0 h J -. ' ; t erwtse 
(6) 
The hardware architecture of Modified Background 
Subtraction block is shown in Fig. 4. The two images (i.e. 
background and foreground) are fed to Max. and Min. 
Calculations block to find minimum and maximum values of 
two LL band coefficients. Then use subtraction block to get 
subtracted values of both LL coefficient values. Now this 
value is compared with adaptive threshold value. If the 
adaptive threshold value is less than subtracted LL coefficient 
value then send the subtracted value (object) to the output else 
send zero to the output. 
Adapbl'l 
Threshold 
Comparator 
Fig. 4. Hardware Architecture of Background Subtraction 
C. Matching Unit 
The similarity score between test and database face images 
are computed using Matching Unit and the block diagram is 
shown in Fig. 4. The Background Subtraction block subtract 
two images and as a result similar portions of two images are 
cancelled at the output. But sometime due to large amount of 
light intensity variations similar portions of both images 
produce some small pixel intensity value after background 
subtraction. To eliminate this problem, a small value of 10 is 
fixed as tolerance threshold. If input to this block is in 
between 0 to 10 then the counter will be incremented by 
amount of one else the counter value stays on the previous 
value. Now this counter value is compared with the database 
global threshold value. If the counter value is greater than 
global threshold value, then person is matched else not 
matched. 
Fig. 4. Hardware Architecture of Matching Unit 
Pseudo code for Matching Unit is given below. 
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initilize counter value = 0; 
if(rising edge clock) 
if (input :5 10) 
increment counter value by 1. 
else 
previous counter value. 
end if; 
if(counter value 2: global threshold value) 
the person is matched. 
else 
the person is not matched. 
end if; 
end if; 
V. PERFORMANCE ANALYSIS 
In this section, the perfonnance of proposed method is 
evaluated using various hardware parameters such as slice 
registers and slice flip-flops and software parameter as 
percentage TSR. 
A. Proposed Object Detection Architecture 
The proposed object detection architecture to detect an 
object from an image effectively as adaptive thresho�d conc�t 
is used. The object detected using proposed architecture IS 
compared with existing architectures presented by Lee and 
Park [15] and Chu et aI., [16] are shown in the Fig. 5. It is 
observed that, the minute part in the object is also detected 
effectively in the proposed architecture compare to existing 
architectures. 
Fig. 5. Image Comparison for Existing and Proposed Moving Object 
Detection 
The hardware requirements of proposed and existing 
object detection architecture are given in Table I. The 
architecture presented by Chodwary et aI., [17] requires 1180 
slice registers and 2118 fully used flip-flop pairs. This 
architecture is implemented by using Microblaze processor 
and the scripting is done by using C language. The 
architecture presented by Mahamuni and Patil [18] requires 
961 slice registers and 339 fully used flip-flop pairs. This 
architecture is implemented by using inbuilt system generator 
HDL blocksets. Similarly the architecture presented by 
Susrutha Babu et aI., [19] uses 409 slice registers and 269 
fully used flip-flop pairs. The proposed object detection 
architecture requires only 365 slice registers and 98 fully used 
160 
flip-flop pairs. Hence the proposed architecture IS better 
compared to existing architecture. 
TABLE I. HARDWARE COMPARISON OF PROPOSED AND 
EXISTING OBJECT DETECTION ARCHITECTURES 
Logic Chodwary Ma hamuni Susrutha Proposed 
Utilization et aI., [17) and Patil Babu etal., Method 
1181 1191 
Number of 1180 961 409 365 
Slice 
Rel!;isters 
Number of 2118 339 269 98 
Fully Used 
FF-Pairs 
B. Proposed Face Detection Architecture 
1) Performance Coparisons of Proposed Technique with 
Existing Techniques 
The percentage values of TSR of proposed method is 
compared with existing methods presented by Ben Niu et aI., 
[6] , Sardar and Babu [20] , Junjie Yan et aI., [21] , Thiago H.H. 
Zavaschi et aI., [22] , Manchula and Arumugam [23] and 
Wang and Yin [24] . It is observed that the value of%TSR is 
high in the case of proposed method compared to existing 
methods as shown in Table II. The perfonnance parameters 
are improved since; the proposed method uses adaptive 
threshold and background subtraction techniques. 
TABLE II. COMPARISON OF PERCENTAGE TSR VALUES 
OF PROPOSED METHOD WITH EXISTING METHODS 
Authors Techniques %TSR 
Ben Niu et aI., [6) Two Dimensional Laplacian Face 97.8 
Sardar and Babu DWT, PCA and Neural Networks 93 
r201 
Junjie Yan et aI., Hierarchical Part 96.5 
r211 
Tbiago H.H. Gabor Filter and Local Binary Pattern 96.2 Zavaschi et aI., r221 
Manchula and PCA and Eigen Vector 96 Arumugam r23] 
Wang and Yin r241 Topographic Context 82.68 
Proposed Method DWT, Background Subtraction and 99 Adaptive Threshold 
2) Performance Analysis using Hardware Comparison 
Results 
The logic utilizations comparison of proposed method 
with existing method is given in Table III. The existing 
technique presented by Sardar and Babu [20] uses 39432 slice 
registers and the maximum operating frequency is 80MHz. 
i.e., this architecture uses a large amount of hardware and low 
operating frequency because the architecture is implemented 
on Microblaze embedded processor. The proposed architecture 
uses only 861 slice register and maximum operating frequency 
is 118.60 MHz i.e., low amount of hardware and high 
operating frequency because the architecture uses only adders, 
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shifters and D-flip flop's for implementation and also the 
adaptive threshold concept. 
TABLE III. HARDWARE COMPARISON OF PROPOSED AND 
EXISTING FACE DETECTION TECHNIQUES 
Logic Utilizations Sardar and Babu Proposed method 
[20] 
Number of Slice Registers 39432 861 
Maximum Operating 
Frequency (MHz) 80 118.60 
VI. CONCLUSION 
The object and face detection is essential to detect a 
person in real time applications. In this paper, we propose an 
adaptive threshold based object and face detection. The input 
and reference images are passed through preprocessing filters 
to remove noise and to generate LL band coefficients. The 
modified background subtraction is used with adaptive 
threshold on two LL bands to detect an object. The output of 
modified background with adaptive threshold is passed 
through Gaussian filter to obtain smooth image. The face 
detection can also be perfonned with the same architecture by 
additional matching and global threshold unit. The 
perfonnance parameters are better in the proposed architecture 
compared to existing architectures in-tenns of software and 
hardware results. In future the proposed architecture can be 
extended for real time video processing. 
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